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Abstract
Soft computing techniques are gaining momentum as tools
for network traffic modeling, analysis and control. Effi-
cient hardware implementations of these techniques that can
achieve real-time operation in high-speed communications
equipment is however an open problem. This paper describes
a platform for the development of fuzzy systems with appli-
cations to communications systems, namely network traffic
analysis and control. An FPGA development board with PCI
interface is employed to support an open platform that com-
prises open CAD tools as well as IP cores. For the devel-
opment process, we set up a methodology and a CAD tools
chain that cover from initial specification in a high-level lan-
guage to implementation on FPGA devices. PCI compatible
fuzzy inference modules are implemented as SoPC based on
the open WISHBONE interconnection architecture. We out-
line results from the design and implementation of fuzzy an-
alyzers and regulators for network traffic. These systems are
shown to satisfy operational and architectural requirements
of current and future high-performance routing equipment.
1 Introduction
Soft computing techniques, and fuzzy systems in particular,
are gaining momentum as tools for network traffic model-
ing, analysis and control. Fuzzy systems find applications
in a number of areas such as traffic regulation in routers [1],
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Figure 1: High-end routers technological trends [4, 5, 6].
support for differentiated services within the DiffServ archi-
tecture policy and quality of service evaluation real-time traf-
fic measurement, analysis and monitoring, power saving for
wireless networks, as well as end-to-end traffic control [2]
and end-to-end control for wireless networks [3].
Technological trends in Internet core routers and high-end
communications hardware in general (see figure 1) lead to
hard constraints specially regarding packet processing rates.
Within this context, two main constraints arise: scalability
(processing units must be able to process up to millions of
packets per second), and flexibility and reconfigurability of
implementations (required because of the fast increasing di-
versity of protocols and technologies involved).
Both academia and major vendors are currently pushing
for distributed and modular router designs, where routers
are composed of modules that can be mapped onto different
processing elements and communicate through well-defined
open interfaces over an internal network [4]. Hardware for
high-end communications systems has been traditionally de-
veloped in a custom and unstructured manner. Neverthe-
less, reconfigurable architectures are employed in practice by
most vendors and design methodologies for easing the devel-
opment process are sought.
Figure 2: Prototyping platform scheme
Although fuzzy systems are usually computationally in-
tensive, its performance can be boosted by means of hard-
ware implementations based on optimized architectures. The
hardware implementation of fuzzy systems is a well estab-
lished field of microelectronics [7], thus making them a fea-
sible solution for processing massive traffic volumes in real-
time. We present an open FPGA-based platform for the
development of fuzzy components for communications sys-
tems that has been succesffully employed to develop intelli-
gent traffic analyzers and regulators that can achive real-time
operation within current high-performance Internet routers.
The platform has been developed with a twofold objective in
mind:
• Making it possible the efficient implementation of a
number of fuzzy systems proposed throughout the last
years.
• Fostering the research on fuzzy logic based solutions to
Internet traffic analysis and control.
2 Prototyping platform
Throughout more than a decade, strategies and methodolo-
gies for prototyping fuzzy logic based controllers have been
developed. To date, most work on this topic has been focused
on industrial applications [8]. Considering the specific re-
quirements as well as the high cost and complexity of high
performance routers deployed on the Internet today, we have
developed a flexible prototyping platform for Internet traffic
analysis and control.
Additional requirements considered are seamless integra-
tion into current router architectures [6], flexibility, and per-
formance scalability up to higher requirements in current and
foreseeable network technologies. The platform provides a
complete set of tools and an environment for easing the de-
velopment of prototypes of fuzzy systems for communica-
tions as well as performing its validation.
Our prototype development architecture, outlined in fig-
ure 2, is based on a commodity PC equipped with an FPGA
development board with PCI interface, thus making a flexible
and cheap solution with no specific hardware requirements
yet able to emulate the behavior of complex and expensive
routing equipment.
When implementing fuzzy systems, two main function
blocks are distinguished: those directly related to fuzzy in-
ference and those that can be classified as auxiliary functions
(such as initialization, timing, pre/post-processing, etc.) [8].
For the implementation of prototypes of fuzzy systems for
analysis and control of Internet traffic the following model is
used:
• As fuzzy inference modules (FIM) are the potential sys-
tem bottlenecks, they are implemented on FPGA de-
vices and described by means of VHDL according to an
specific implementation architecture [7] tailored for ef-
ficient and fast fuzzy inference. The methodology and
tools employed for the development of the FIM is de-
scribed in the next section.
• In the basic configuration of the platform, all auxiliary
functions are implemented as software. Software can
run on the PC operating system as well as on optional
components implemented on the FPGA of the develop-
ment board.
A flexible and open architecture for implementing fuzzy
systems on the FPGA has been defined. Within this architec-
ture, depicted in figure 3, FIM modules are integrated as sub-
systems of a potentially complex and reconfigurable fuzzy
logic based digital system.
Interconnection between the host PC and the fuzzy in-
ference module (FIM) is done through a standard PCI bus.
The internal bus of the fuzzy digital system conforms to the
WISHBONE [9] public domain standard. WISHBONE is a
SoC interconnection architecture for portable IP cores, that
connects a variable number of components.
While the WISHBONE-PCI bridge and WISHBONE con-
troller (using the Conbus IP core) are implemented in Verilog
as provided by OpenCores, the FIM module is implemented
in VHDL. All top level interfaces are designed to be WISH-
BONE compatible. Both the WISHBONE bus controller and
the PCI-WISHBONE Bridge IP cores have been developed
under free distribution licenses by the OpenCores [10] orga-
nization as well as other entities.
WISHBONE Systems can easily interface with other SoC
bus standards, such as the On-Chip Peripheral Bus (OPB) li-
cense). In its basic configuration, the system comprises three
cores: the WISHBONE controller, the PCI-WISHBONE
Figure 3: Fuzzy SoPC as a PCI device
bridge (as a master WISHBONE device), and a fuzzy logic
control module (FLC) (as a slave WISHBONE device). The
WISHBONE controller IP module employed supports up to
8 master and 8 slave devices.
This way, software tasks can be defined using common
programming languages and can be run on the generic pur-
pose processing units of the PC as well as on specific pro-
cessing units implemented on the FPGA. For instance, a
fuzzy logic based traffic analysis application can be im-
plemented incorporating an OpenRisc Core for which the
GNU/Linux operating system is available. The PCI interface
of the prototypes eases integration with routing architectures
by major vendors [6, 11].
Within routing architectures currently deployed in the In-
ternet [5, 6], fuzzy traffic analyzers and controllers could be
seamlessly integrated as processing engines whether at the
network processing unit (NPU) and/or the output/input cards
depending on the quality of service architecture implemented
on the router. In addition, when the development board em-
ployed includes a network interface card, as is the case for
our AvNet board, a whole fuzzy logic based traffic analysis
application can be implemented as a standalone SoPC on the
FPGA.
As we will describe in section 4, the configuration pre-
sented so far allows for the implementation of fuzzy pro-
cessing units that can be generally applied to network traf-
fic analysis and control. Additional IP cores (such as net-
work interface card control, DMA devices and CPUs) can be
incorporated in order to develop extended fuzzy processing
units or complementing them with extensions for other soft
computing techniques.
Within the prototyping platform presented, a fully auto-
mated design flow has been employed. The fuzzy systems
design flow, described in the next section, covers from an
Figure 4: Design Flow of Fuzzy Systems for Communica-
tions
initial high level fuzzy system description to an FPGA im-
plementation of FIMs by means of the tools included in the
Xfuzzy development environment as well as tools in the Xil-
inx ISE environment.
3 Development methodology and de-
sign flow
As a result of more than 10 years of research experience on
the digital implementation of fuzzy systems, the fuzzy group
at IMSE has developed methodologies and CAD tools that
fulfill the design flow of fuzzy systems. We leverage on the
Xfuzzy [12] CAD suite of tools and a methodology [8] for
the development of fuzzy controllers to define a methodol-
ogy and design flow tailored for the development of fuzzy
systems applied to Internet traffic analysis and control.
The design flow we have defined and applied in order to
develop fuzzy inference modules is depicted in figure 4. The
design flow covers the whole development process, from ini-
tial specification to final implementation whether as software
or hardware.
The first stage (description) is performed using a high level
fuzzy systems specification language, XFL [13], which is
turned into C and VHDL code (among other implementa-
tion options) by means of the tools included in the Xfuzzy
development environment. The tool chain comprises:
• The xfc and xfcpp tools (included in Xfuzzy), which
turns an XFL specification into C and C++ code that
can be employed in both user and kernel space.
• The xfvhdl tool (also part of Xfuzzy), which turns an
XFL specification into synthetizable VHDL code gen-
erated for a specific efficient parallel architecture for
the implementation of fuzzy systems [12]. xfvhdl ap-
plies an active-rule driven architecture for fuzzy infer-
ence, using simplified defuzzification methods and par-
allelization in order to provide high inference rates. The
output of xfvhdl can be feeded to a number of synthe-
sis tools, such as those from Xilinx and Synopsys. As
we wil show in section 4, this architecture can provide
efficient implementations of fuzzy systems even with a
high number of variables, linguistic terms and rules.
• ns-2 [14], an open network simulator widely spread
within the Internet research community.
• Operating system kernel (currently Linux and
FreeBSD).
The development stages after specification have been tai-
lored for Internet traffic controller development as follows.
• For both simulation and implementation, we have de-
fined as general hardware-software partition the imple-
mentation on hardware of the FIM module and its inter-
facing logic whereas all other tasks are implemented as
software running on a PC.
• Two options are considered for simulation: network
simulation in user space (ns-2) and network emulation
in kernel space.
– ns-2 has been used for simulation in user space.
ns-2 is an object oriented discrete event driven
simulator with support for a vast variety of trans-
port protocols, queueing systems, routing schemes
and access media, thus enabling us to evaluate
the performance of traffic controllers under com-
plex and realistic simulated scenarios. Fuzzy con-
trollers are integrated into ns-2 as components im-
plemented in C.
– Simulation in kernel space allows for analyzing
emulated scenarios where a router is emulated by a
prototyping PC. This is accomplished by replacing
queue control functionality in the operating sys-
tem network layer with functionality provided by
software implementations of FIMs.
• Similarly, implementation in real and simulated scenar-
ios is also possible by using the prototyping PC whether
as a simulation platform or as a router. To this end, ker-
nel drivers have been developed to make it possible to
access the fuzzy controller in the FPGA development
card from networking modules in the operating system
kernel as well as user space.
– By replacing queue control functionality in the op-
erating system network layer with functionality
provided by the FIM in the development board, a
full prototype implementation can be validated in
real scenarios, where the prototyping PC acts as a
router. Drivers have been developed for FreeBSD
6.x and Linux 2.6.x kernels.
– For implementations in simulated scenarios,
queue control functionality in ns-2 is replaced
with functionality provided by the FIM in the de-
velopment board.
Implementation of novel hardware components and ex-
perimental deployment on high-end equipment poses major
practical problems. Deployment on high-end (around and
above 1 million euro cost per unit) routing equipment re-
quires the adoption of a new technology by vendors of rout-
ing hardware (a market with high inertia), which is a long
term objective of our research. Nonetheless, by means of
our prototype architecture, verification can be performed the
same way as simulation through emulated scenarios.
By following a well defined development methodology,
we provide a much more efficient and formal approach that
those currently used for the development of Internet routers
from major vendors [6, 5].
4 Application to Internet traffic anal-
ysis and control
This section provides results (in terms of inference rate, oc-
cupation and power consumption) of a set of example appli-
cations of the described platform to the area of Internet traffic
analysis and control.
A number of research results have been reported on the
application of fuzzy systems to the general area of network
traffic regulation [1]. Additionally, recent results have been
obtained on the development of a fuzzy queueing theory as
an extension to classical queueing theory [1], which is the
basis of many traffic processing mechanisms in the current
Internet.
The prototyping platform described in previous sections
has been employed in order to develop Internet traffic an-
alyzers and regulators. A feasibility study has shown that
implementations of fuzzy inference systems on FPGA de-
vices can satisfy operational requirements of current and fu-
System Inputs Linguistic terms Rules
RxBufferSize 2 5,5,5 25
AQMBestEffort 2 7,7,7 37
DSSelect 2 5,5,2 14
AQMDSAF 2 3,3,4 7
XAIMD 2 5,4,4 5
RTperf 4 5,5,5,5,5 27
Table 1: Complexity of fuzzy systems.
ture high performance routing hardware in terms of both in-
ference speed and resource consumption.
A summary of implementation results is presented in what
follows. A more detailed report can be found in [15]. We
outline the results of the microelectronic implementation of
a set of fuzzy systems prototypes on FPGAs. The focus is on
the implementation results for FIM modules as they are the
key component with higher operational requirements. All
the prototypes have been implemented on a Xilinx Spartan-
3 FPGA, xc3s1500- fg456-5 device (1.5 millions of equiva-
lent gates) included in the development board employed, an
AvNet ADS-XLX-SP3-EVL1500.
The tool xfvhdl was used to generate VHDL descriptions
from XFL specifications as described in section 2. xfvhdl
provides several FIM implementation options. In particular,
we set ROM based storage for both the rule base and mem-
bership functions.
A performance evaluation of the FIM architecture in terms
of inference speed, area and power consumption was con-
ducted. Synthesis as well as place and routing were per-
formed by means of the tools included in the Xilinx ISE en-
vironment, namely xst and par. ISE 8.1i, xst I.24 and
par I.24 were employed for the reported prototypes.
We will focus on the fuzzy systems listed in table 1 which
implement intelligent Internet traffic analysis and regulation
systems [16, 2, 15]. Figure 5 shows a summary of im-
plementation results for the above listed systems for a pre-
cicion of 8 bits for inputs, outputs and membership func-
tion, which was found to satisfy overall precision require-
ments. These systems perform dynamic adjustment of re-
ception buffers [15], active queue management in best-effort
and differentiated services schemes [16], and analysis of
the network performance from a real-time application view-
point [2]. The systems for active queue management have
been shown to clearly outperform schemes deployed in com-
mercial systems.
In current router architectures, traffic analysis and regu-
lation subsystems are integrated into output interface cards
together with the virtual output queue processing logic. In
general, these subsystems can be thought of as queue sched-
ulers that run, at most, at frequencies around the maximum
Figure 5: Implementation results summary
per interface packet processing speed.
As for inference rate, prototypes implemented on a Xilinx
Spartan-3 FPGA could achieve around 100 MFLIPS. Routers
from the Cisco 12000 and CRS series as wel as Juniper M
& T series process up to 25 Mpackets/s [17] per interface
output queue. Thus, even our prototype implementation us-
ing medium cost FPGAs can provide the required inference
speed in current high performance routers.
Power consumption, between 13 and 335mW for the
FPGA circuit, turns out to be negligible for current high per-
formance routers as it is two to three orders of magnitude
below the overall consumption of an output interface card.
Also, processing units of current routers have a power con-
sumption of the same orders of magnitude and above.
A number of hardware implementations of fuzzy systems
for tasks belonging to the physical and link layers of com-
munications systems (such as signal filtering) have been re-
ported in the literature. Some of them are based on FPGAs.
However, we are not aware of proposals of FPGA based im-
plementations of fuzzy systems applied to network traffic
control and network layer tasks in general.
The most closely related work we are aware of [18] re-
ports an inference rate of 3.3 MFLIPS for a 60Mhz clock,
which would not fulfill current requirements. We note though
that there are major differences between our proposal and the
aforementioned work. In the latter case, the target applica-
tion is traffic control for ATM networks. Additionally, it is
based on a substantially different architecture (using the con-
cept of fuzzy processor) and the controller is implemented as
ASIC.
Furthermore, our solution provides a development
methodology and a tool chain that fulfill an important
gap in current custom, unscalable and inefficient design
schemes [5]. The complexity introduced into a routing sys-
tem is negligible as compared to the complexity increment
that is taking place at present and will happen in foreseeable
high performance routers.
In fact, an FPGA approach to the implementation of router
components is in line with the current trend towards FPGA
based development router design of major vendors [6, 11]. In
particular, providing a PCI compliant interface eases integra-
tion of fuzzy inference modules as processing units within
current network processing architectures.
5 Conclusions
We have described a platform that eases the development of
fuzzy systems and its implementation as SoPC on FPGAs.
The platform integrates both open tools and open IP cores.
The Xfuzzy environment automates development from initial
high-level fuzzy specifications to synthetizable VHDL.
Fuzzy inference modules are integrated into a SoPC archi-
tecture made of open IP cores that is suitable for prototyping
fuzzy systems applied to communications among many other
possible areas. Those SoPC developed using the outlined ar-
chitecture can be integrated in current router architectures as
processing units.
Successful results of the application of the platform to In-
ternet traffic analysis and control fuzzy systems were also
outlined. These fuzzy systems were validated and shown to
satisfy operational requirements of current and future high
performance routing hardware in terms of both inference
speed and resource consumption. In addition, the prototypes
have been designed for easy integration with routing archi-
tectures currently deployed in the Internet.
The open prototyping platform presented paves the way
for further development of efficient intelligent traffic con-
trollers but also foster the development of fuzzy systems
for a number of areas where intelligent analysis systems are
sought, such as packet and flow identification, classification
and filtering, among many others.
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